

Lesson Plan
Computer Engg. Department
Session: 2024-2025 (4th Sem)

Subject: Computer Organisation & Architecture

Load: Lecture: 04, Practical: 00

Week	Theory	
	Lecture No	Topic(Including Assignment and Test)
1 st	1 st	A brief overview of the subject "Computer organization".
	2 nd	CPU Organization: Concept of Registers
	3 rd	General Register Organization
	4 th	Stack Organization
2 nd	5 th	Concept of Instruction Format
	6 th	Types of instructions
	7 th	Types of instructions
	8 th	Concept of RISC instruction
3 rd	9 th	Concept of CISC instruction
	10 th	Addressing modes :Immediate
	11 th	Register, Direct, Indirect mode
	12 th	Relative and Indexed mode
4 th	13 th	Revision
	14 th	Class test
	15 th	Concept of Memory Organization
	16 th	Memory types
5 th	17 th	Memory Hierarchy
	18 th	ROM and RAM Chips
	19 th	Concept of Memory Address Map
	20 th	Connections of Memory Chips with the CPU
6 th	21 st	Concept and usage of Auxiliary Memories and types
	22 nd	Revision
	23 rd	Study of Magnetic Disks ,Magnetic Tapes
	24 th	Associative and Cache memory
7 th	25 th	Concept of Virtual Memory
	26 th	Concept of Memory Management Hardware
	27 th	Read and Write Operation
	28 th	Revision

8 th	29 th	Test
	30 th	Concept of Input/output Organization
	31 st	Basic Input output System BIOS and its Function
	32 nd	Oral test
9 th	33 rd	Testing and Initialization by BIOS
	34 th	Configuring the System
	35 th	Different modes of Data Transfer: Programmed I/O
	36 th	Concept of Synchronous and Asynchronous Data, Transfer Modes
10 th	37 th	Concept of Interrupt Initiated Data transfer modes
	38 th	Concept of DMA Transfer
	39 th	Revision
	40 th	Class test
11 th	41 st	Concept of Multi Processor Systems
	42 nd	Parallel Processing and Pipe Lines
	43 rd	Basic Characteristics of Multiprocessor
	44 th	General purpose multiprocessors.
12 th	45 th	Concept of Interconnection Networks
	46 th	Concept of Time Shared Common Bus
	47 th	Concept of Multiport Memory, Cross Bar Switch
	48 th	Hyper cube structures
13 th	49 th	Revision
	50 th	Input-Output Interface
	51 st	Methods of Asynchronous Data transfer
	52 nd	Synchronous Data Transfer
14 th	53 rd	Strobe Control
	54 th	Handshaking
	55 th	Asynchronous Serial Transfer
	56 th	Revision
15 th	57 th	Revision
	58 th	Revision
	59 th	Revision
	60 th	Revision

Dr Ekta
Subject Incharge

HOD: Ms Neelam Rathee
Computer Engineering

